



# Challenges for Reconfigurable HPC with FPGA Cluster "ESSPER" Connected to Supercomputer Fugaku

Kentaro Sano

Processor Research Team RIKEN Center for Computational Science

# Outline

- Introduction
- Reconfigurable HPC with FPGAs and its challenges
- ESSPER : Proof-of-Concept FPGA Cluster System
- Summary



**AFU Shell** 



Intel FPGA PAC D5005



PoC FPGA Cluster System



# Introduce Myself : Kentaro Sano

**RIKEN** Center for Computational Science

- Develop and operate Supercomputer Fugaku
- Facilitate leading edge infrastructures for research based on supercomputers
- Conduct cutting-edge research on HPC

### Leader, Processor Research Team

- Exploration of future HPC architectures
- Advanced use of present HPC systems

### Joint Laboratory at Tohoku University

Visiting Professor
 "Advanced Computing Systems Lab"

3



Hiring researchers: R-CCS2015 or R-CCS2022



Sep 7, 2021

## I'd like to Invent a New Computer!

Explore new architectures and systems.







# **Goal and Roadmap of the Team**

### **Establish HPC architectures suitable for Post-Moore Era**



# Motivation of Reconfigurable HPC with FPGAs



# Introduction

### **Present mainstream : many-core**

(perf) = (# cores) x (freq) x (utilization)

### Can many-core continue to scale?

- ✓ # of cores ? <-- end of Moore's law</p>
- frequency? <-- end of Dennard scaling
  </pre>
- ✓ utilization ? <-- Neumann architecture and inefficient data movement
- Performance per power ? --> difficult to further improve

### Seems difficult to scale performance of Many-core. But is this REAL?





# Difficult to Scale! ... Especially, Data movement

### Core performance doesn't increase.

- ✓ Limited frequency, limited parallelism
- ✓ Extra hardware required to boost IPC

### Moving data via memory doesn't scale.

- NoC and cache can be a bottleneck of data supply from external memories.
- ✓ Inter-core data-movement is inefficient.
  - > latency in writing/reading cache memories

### NoC itself and shared LLC doesn't scale.

- ✓ Scalable NoC is challenging.
- ✓ \$-coherence protocol gives higher pressure.

### No more improvemewnt in perf/power.





# **Solution : Costom Data-Flow Computing**



CCS 9

### **FPGAs Allow us DIY for HPC!**

6

Slave 5

Slave 3

### [KSano, FCCM2011]

9 x Boards with ALTERA Stratix III FPGAs

Slave 7

Slave 9

Scalable Streaming Array for Deeply-pipelined stencil computing

# **FPGA's High Potentials for HPC**

### The state-of-the-art FPGA

- ✓ High-performance operation
- High-bandwidth external memories
- Ultra high-bandwidth on-chip memories
- ✓ Fast inter-device communication

### Intel Stratix 10 FPGA (14nm)

- 5760 floating-point DSPs
- comparative to CPU, GPU (DDR4, HBM2)
- aggregate ~1000 TB/s
- > multiple tx / rx of 100 Gbps

# Use cases in data-center, cloud, or HPC systems

- Microsoft Catapult, AWS EC2 F1, Alibaba Cloud, Tencent Cloud, Huawei Cloud
- Tsukub U Cygnus,
   Paderborn U Noctua



### **Intel Agilex FPGA**

More advanced next-generation 10nm FPGA



Intel Stratix 10

Promising not only for computing, but also for data movement





# Challenges for Reconfigurable Computing with FPGAs



# What are Missing for FPGA-based Systems?

### **FPGAs** are not a main stream, because we are missing:





# **Requirements for FPGA-based HPC Systems**

#### **Req. 1** Interoperability w/ various HPC systems

- ✓ Able to easily extend existing systems with FPGAs
- ✓ Can we extend Supercomputer Fugaku?



#### **Req.2** Flexibility for using FPGAs in a system

- ✓ Allow any CPUs to flexibly utilize FPGAs in a system
- Appropriate for a machine shared with multiple users
- ✓ High utilization of FPGAs



#### **Req.3** Platform for sufficient customizability

- Able to implement various hardware (algorithms) on FPGA
- Give a high productivity
   by providing common SoC
   and its software abstraction



#### **Req.4** Techniques for performance scalability

- ✓ Allow low-latencty and highthroughput communication among FPGAs
- Allow users to easily try multi-FPGA applications







# **Approaches for Proof of Concept**









Elastic and Scalable System for High-Performance Reconfigurable Computing

# **ESSPER :** Proof-of-Concept FPGA Cluster System





# **Architecture of ESSPER**

### Project to investigate functional extension of Fugaku

FPGA Cluster

CPU-FPGA bridging high-bandwidth network

Other service nodes





### Elastic and Scalable System for High-Performance Re-Configurable Computing

### Experimental Prototype to extend existing HPC machines with FPGAs





FPGA4HPC WS @ CLUSTER2021

**FSSPFR** 

### System **Organization**





# System Stack of ESSPER





# **Proof of Concept**







# System Stack of ESSPER





# **Design of FPGA System-on-Chip**



23

R-CCS

FPGA4HPC WS @ CLUSTER2021

### Intel FPGA PAC D5005

- ✓ Intel Stratix 10 FPGA (14nm)
- ✓ 2753K LEs, 229 Mb BRAMs
- ✓ 5760 FP DSPs (7TF @ 600MHz)
- ✓ 8GB DDR4 x 4ch
- ✓ PCIe Gen3 x16
- ✓ 2x QSFP28 (100Gb/s)

### **FIM** (FPGA Interface Manager)

- ✓ Fixed region including I/F
- **AFU** (Acceleration Function Unit)
  - ✓ Reconfigurable region

### AFU Shell (SoC)

Application modules and their interfaces (own development)





### **Programming for Computation**

### Implement you comp. core and embed it!

<ul> <li>Computing core</li> </ul>	Connected to DDR4 memories.	
	read and write data by itself.	
<ul> <li>Stream core</li> </ul>	Connected to crossbar.	
	compute with data stream.	



### How to program cores

✓ Software-oriented	HLS	Describe algorithms in C/C++ (Intel HLS)	
✓ Hardware oriented	HDL	<b>Describe hardware structure &amp; FSM</b> (Verilog-HDL, VHDL, Chisel, etc.)	Low-level, but more flexible than OpenCL and its BSP.
✓ Others	DSL	<b>Domain-specific langs for HW generation</b> (Stream processor generator : SPGen)	Mem IF and network are customizable.

HLS: High-level synthesis, Chisel: Scala-based language for RTL, SPGen : Stream processor generator





# Host Code using "afushell\_class"

### HW details are abstracted.

- ✓ Addresses of modules
- ✓ Interface of service functions
- ✓ Low-level control still possible

### App code is written simply.

- Instantiate AFUShell object
- Open object
- Use modules / services
  - > Crossbar
  - Hardware cycle-counter
  - > DMA (Host-FPGA, FPGA-FPGA)
  - Computing core
- Close object





# **Proof of Concept**













FPGA4HPC WS @ CLUSTER2021

3P

# **Two Types of Candidate Networks**



### Direct network (p2p)

- Pros) Smaller overhead (lower/fixed latency), easy to use
- **Cons)** Inflexibility of resource allocation, more consumption of HW resources, difficulty to catch up

#### (Arbitrary topology virtualized)



### Indirect network (100G Ethernet)

- Pros) Flexibility of resource allocation, easy adoption of cutting-edge tech
- **Cons)** Overhead of ethernet frames (higher and variable latency), difficulty in flow-control and use, cost of expensive switches



# **Direct Connection Network (DCN)**



memory.



Control data routing among

# **Stream Computing with a Ring Network**





- Cascading multiple FPGAs in an one-direction ring
- Each FPGA continuously applies stream computing core (SCC) to a single data stream
- Latency-tolerant computing for large size data

# **Example of Stream Computing**



33

# Performance of 2D LBM with 100Gbps Ring NW

Computational performance (FLOPS) when processing about 2GB data





# Virtual Circuit Switching Network (VCSN)

### Arbitrary topology with virtual links between FPGAs over Ethernet

✓ User logic can simply send and receive data streams through virtual links.



**Cons)** Overhead of ethernet frames, higher and variable latency, difficulty in flow-control and use

35

# Virtual Circuit Switching Network (VCSN)

### Arbitrary topology with virtual links between FPGAs over Ethernet

✓ User logic can simply send and receive data streams through virtual links.



**Cons)** Overhead of ethernet frames, higher and variable latency, difficulty in flow-control and use

R-CCS 36
# **Implementation with 100Gbps Ethernet SWs**



# Intel PAC D5005 FPGA cluster with VCSN

- FPGA's two ports connected to a different switch (Dual Plane)
- Two 16-port 100G Ethernet switches and optical cables











Virtual topology of bi-dir 2D Torus





FPGA4HPC WS @ CLUSTER2021

Sep 7, 2021

# **Preliminary Evaluation : Throughput**

### DCN v.s. VCSN

- DCN: Direct Connection Network
- ✓ VCSN: Virtual Circuit Switching Network

### **VCSN rises slowly**

### due to higher latency.

✓ P2P latency of VCSN	851 ns
✓ P2P latency of DCN	490 ns

### VCSN has higher Max throughput.

✓ Jumbo frame of Ethernet is more efficient.

### Anyway, it works!





# **Proof of Concept**







FPGA4HPC WS @ CLUSTER2021

# System Stack of ESSPER





# Software-bridged Driver to Utilize Remote FPGAs

### **FPGA SoC**



# Remote-OPAE (for remote FPGA Access)

### Software bridge for FPGAs over Infiniband

 ✓ OPAE: Open Programmable Acceleration Engine (PCIe FPGA driver)



# **R-OPAE** as Software-based Resource Disaggregation

### **Transparent access to remote FPGAs**

# Flexible utilization:

Can use any available
 FPGA resources

# Inter-operability and extensibility:

- ✓ Vendor/ISA-independent
- Operable with various architectures such as Fugaku (ARM)









FPGA4HPC WS @ CLUSTER2021

ESSPER Elastic and Scalable System for High-Performance Reconfigurable Computing

# **Implementation of the System**

### **Implemented & verified**

- ✓ FPGA cluster and system stack
- Connected to Fugaku
- ✓ Under operation for research





# Verification and Performance Evaluation

### **Used machines**

✓ FPGA server Intel Xeon Gold5122 (3.6GHz, 4 cores) x2

- ✓ ARM server
- ✓ Fugaku node
- Fujitsu A64FX (2.0GHz, 48+4 cores) x 1

Cavium ThunderX2 (2.0GHz, 28 cores) x2

*R-OPAE & afushell class* can successfully be compiled and linked in the environment of x86, ARM, Fugaku Linux.



# Operations with OPAE and R-OPAE To execute applications with FPGA Partial reconfiguration of AFU (2+ sec) Data transfer Control Procedures to execute application with FPGA Enumerate available FPGA resources Program a bit stream of AFUShell to FPGA Open AFU Shell device on FPGA Wpload data to DDR4 memory of FPGA Run the computing core on FPGA Download data from DDR4 memory of FPGA Close AFU Shell device on FPGA



# Local Data Transfer between CPU and FPGA

• Two types of DMA transfer libraries were implemented.





# Local Data Transfer by OPAE

 PCIe Gen3 x16
 16 GB/s

 DDR4-2400
 19.2 GB/s

 100Gbps IB EDR
 12.5 GB/s

	Old DMA Lib
Pinned buffer	Pinned achieves 78% of PCIe throughput.
	Pinned should be used for transfer-bound apps

Different implementation of memcpy

Memcpy achieves 1/2~2/3 of the Pinned version.

a) Host-to-FPGA DMA transfer by OPAE with various memcpy implementation

b) **FPGA-to-Host** DMA transfer by OPAE with various memcpy implementation



FPGA4HPC WS @ CLUSTER2021

Sep 7, 2021

# Data Transfer by OPAE or R-OPAE

PCle Gen3 x16 16 GB/s **DDR4-2400** 19.2 GB/s 12.5 GB/s **100Gbps IB EDR** 



FPGA4HPC WS @ CLUSTER2021

Sep 7, 2021



**FPGA-to-FPGA** DMA transfer controlled by OPAE or R-OPAE

Hardware behavior of AFU Shell for FPGA-to-FPGA DMA transfer







# **Ongoing (Joint) Research Projects**

### • Hardware

- Processor Team
   CGRA
- ✓ Kumamoto Univ AI Engine (ReNA)

### • System Software

✓ RIKEN RPC for FPGAs

Tohoku Univ

neoSYCL (on Fugaku)

### • Applications

✓ Meiji Univ

- Univ of Tokyo
   Bayesian network analysis
  - 3D FFT (presented later)
- Processor Team
   Fluid simulation
- Nagasaki Univ
   Convex method
- Hiroshima City U
- ✓ Processor Team

🗸 JAIST

J Breadth First Search for a graph Hardwired MNIST Sound rendering



### Riken CGRA (coarse-grained reconfigurable array)

Al Engine, ReNA



# Summary

- GoalExplore new system architecturesfor reconfigurable HPC
- This projectESSPER: Elastic and Scalable System for<br/>High-Performance Reconfigurable ComputingPoC :Interoperability and flexibility,<br/>Platform for customizability, and scalablity

# Research subjects

✓ More applications with multi-FPGAs, Indirect network on Ether, Resource management & Task scheduling for Fugaku

# Waiting for Collaboration with You!





